

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	Э.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/668,745		09/23/2003	David W. Boggs	884.942US1	1789	
21186	7590	07/26/2006		EXAMINER		
		I, LUNDBERG, W	DINH, TUAN T			
P.O. BOX MINNEAI		MN 55402	ART UNIT	PAPER NUMBER		
				2841		
				DATE MAILED: 07/26/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		\$1
	Application No.	Applicant(s)
Office Action Summan	10/668,745	BOGGS ET AL.
Office Action Summary	Examiner	Art Unit
	Tuan T. Dinh	2841
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period to Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from a publication to become ABANDO	DN. timely filed on the mailing date of this communication. UFD (35 U.S.C. & 133)
Status		
 Responsive to communication(s) filed on <u>27 A</u> This action is FINAL. Since this application is in condition for alloware closed in accordance with the practice under <u>B</u> 	s action is non-final. nce except for formal matters, p	
Disposition of Claims		
4) ☐ Claim(s) 1-20 and 28-33 is/are pending in the 4a) Of the above claim(s) 17-20 is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-16 and 28-33 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	vn from consideration.	·
Application Papers		
9)☐ The specification is objected to by the Examine 10)☑ The drawing(s) filed on 27 April 2006 is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)☐ The oath or declaration is objected to by the Examine 11.	D accepted or b) objected to drawing(s) be held in abeyance. S tion is required if the drawing(s) is o	ee 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been recei u (PCT Rule 17.2(a)).	ation No ved in this National Stage
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informal 6) Other:	ry (PTO-413) Date Patent Application (PTO-152)

DETAILED ACTION

Note of claimed language:

Examiner is considered the term "adapted to" as well as defined as an intended use limitation. The claim limitation, that employ phrases of the type "adapted to" is typical of claim limitation, which may not distinguish over prior art according to the principle. It has been held that the recitation that an element is "adapted to" perform or is "capable of" performing a function is not a positive limitation but only requires the ability to so perform, see In re Venezia, 189 USPQ 149 (CCPA 1976).

Claim Objections

1. Claim 31 is objected to because of the following informalities:

Regarding claim 31, lines 1-2 is unclear. The phrase of "the <u>test device is a pad</u> on one of the first and second surfaces" is not understood because as disclosed in a specification, the test device (550), see paragraph [0030] includes probes (554) and test electronic (556), so the test device is as an <u>external test equipment</u> to test components (for example, pad, component, chip or circuitries, etc..) on a circuit board and not belongs to the PCB (the pad is formed on the PCB). Therefore, the test device is <u>not</u> a pad.

By applying art, the examiner assumes the test device, which include a probe.

Appropriate correction is required.

Page 3

Art Unit: 2841

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-9 and 28-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shiraki (U.S. Patent 6,969,808) in view of Ott et al. (U.S. Patent 6,147,505).

As to claims 1-5, 7-9, Shiraki discloses a device, which is a semiconductor chip or a multilayer circuit board (column 1, lines 16-17, claims 7-8) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a plane metallization layer, which is power, ground, or reference voltage planes (26-ground layer, 27-power layer, column 3, lines 35-36, claims 2-4) within the device; and a plated through hole or via (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component mounting pads, the plated through hole (41) electrically isolated from the plurality of component mounting pads, and a signal through hole (21) having a signal layer (11) passed through the plane metallization layer (26; 27) and terminated at the pad at the first surface (claim 5).

Shiraki does not specific disclose the plated through hole and one of the component mounting pads <u>adapted to receive a circuit tester</u> to test the spacing of a plane metallization layer from the signal through hole that passes through the plane metallization layer.

Page 4

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki in order to prevent an internal short circuit.

As to claim 6, Shiraki discloses the signal (signal layer 11 connected to the through hole 21) carrying plated through hole (21), which passes though and electrically isolates the plane metallization layer (26; 27) and is connected to the pad at the first major exterior surface.

As to claims 28-33, Shiraki discloses a device (PCB) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a feature, which is a trace or signal layer (11) or a signal carrying through hole (21) positioned within the device;

Art Unit: 2841

a plane metallization layer (26-ground layer, 27-power layer, column 3, lines 35-36, claims 2-4) within the device; and a plated through hole (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component mounting pads, the plated through hole (41) electrically isolated from the pads, and the feature or signal layer (11) passed through and isolates the plane metallization layer

Shiraki does not disclose the test device having a probe tested on the PCB/device.

(26; 27) and terminated at the pad at the first surface (claim 5).

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki in order to prevent an internal short circuit.

4. Claims 10-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shiraki ('808) in view of Conn et al. (U.S. Patent 5,418,690).

As to claims 10-15, Shiraki discloses a device, which is a semiconductor chip or a multilayer circuit board (column 1, lines 16-17, claims 11-12) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a plane metallization layer, which is power, ground, or reference voltage planes (26-ground layer, 27-power layer, column 3, lines 35-36, claims 13-15) within the device; and

a plated through hole (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component mounting pads, the plated through hole (41) electrically isolated from the plurality of component mounting pads, and a signal through hole (21) (a signal layer (11) connected to the through hole 21) passed through and spaced away the plane metallization layer (26; 27) and attached at the pad at the first surface (claim 5).

Shraki does not specific disclose a processor, a memory, and the device associated with at least one of the processor and memory.

Conn et al. shows a printed circuit board (PCB 10-figure 1 and 31-figure 4) comprising a processor (11) and a memory chip (12; 13) mounted on the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Conn et al. employed in the device of Shiraki in order to provide a function as operator programs or applications and store data in a computer system.

5. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shiraki ('808) in view of Conn et al. (U.S. Patent 5,418,690), and further in view of Ott et al. ('505).

Regarding claim 16, Shiraki and Conn et al. do not disclose the signal through hole (21) connected to a test apparatus.

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki and Conn et al. in order to prevent an internal short circuit.

Response to Arguments

6. Applicant's arguments with respect to claims 1-16, and 28-33 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuan Dinh

July 16, 2006.